

# Three-Day Programme

| Time  | Day 1  | Day 2   | Day 3  |
|-------|--|---|--|
|       | Monday   | Tuesday   | Wednesday  |
| 09:00 | <b>FPGA 1</b><br><br>Space-grade FPGA technologies, COTS vs. Qualified, CMOS Scaling                 | <b>Mixed Signal 1</b><br><br>Designing with ADCs : Understanding the ADC output spectrum  | <b>Power 1</b><br><br>Power distribution: DC-DCs, linear and switching POLs  |
| 10:30 |  |   |  |
| 10:45 | <b>FPGA 2</b><br><br>Space-grade SRAM, Flash & Antifuse FPGAs, fabrics, LUT vs. MUX, logic resources | <b>Mixed Signal 2</b><br><br>Designing with DACs : Understanding the DAC output spectrum<br><br>RF ADCs/DACs, bandpass sampling, eliminating RF frequency conversion stages | <b>Power 2</b><br><br>Comparison of space-grade, isolated DC-DCs. SiC vs. GaN vs. Si Power FETs, SEGR, SEB   |
| 12:15 |  |   |  |
| 13:30 | <b>FPGA 3</b><br><br>Space-Grade FPGA Radiation Hardness, SEE Mitigation & Reliability               | <b>Mixed Signal 3</b><br><br>System-level design: Clocking, jitter and powering ADC/DACs<br><br>Analogue front/back-end design  | <b>Power 3</b><br><br>Comparison of space-grade, linear and switching POLs   |
| 15:00 |  |   |  |
| 15:15 | <b>FPGA 4</b><br><br>FPGA vendors' design flows and software &                                       | <b>Mixed Signal 4</b><br><br>Comparison of space-grade ADC/DACs   | <b>Power 4</b><br><br>PCB stack design, layout, design-for-EMC, planes and analogue/digital partitioning. Post-layout simulation using Hyperlynx Analog and Boardsim |
| 16:45 | Comparison of space-grade FPGAs implementing spacecraft IP   |   |  |
| 17:00 | <b>Wrap Up</b>   |   |  |

Please view [www.courses-for-rocket-scientists.com](http://www.courses-for-rocket-scientists.com) for more information